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Abstract -This paper gives a detailed dkcussion of the short-circuit compouentin the totaf powerdissipationin CMOS circuits, on the basisof an elementaryCMOS inverter. Designconsiderationsare givenfor CMOS buffer circuits, based upon the results of the dissipation discussion,to increasecircuit performance. The most important reason for this is its low static power dissipation, due to the absence of dc currents during periods when no signal transients occur. However, during an edge of an input signal there will always be a short-circuit current flowing from supply to ground in static CMOS circuits. So far only limited analyses and discussions have appeared in the literature on this power component of static CMOS circuits [1] .
In integrated circuits it is always necessary to drive large capacitances (bus lines, "off-chip" circuitry, etc.), often at high clock frequencies. Such driving circuits (buffers) will take a relatively large part of the total power consumption of the chip. It is clear that optimization of such circuits requires a different approach as compared to optimization of CMOS logic [2] . These buffer circuits need extra attention to obtain minimum power dissipation. Therefore, a detailed discussion on power dissipation of a basic CMOS inverter will be given first.
lAlthough the rise and fall times are commonly defined to be the time between the 10 and 90 percent level of the signal extremes, in this paper these parameters are defined as the total duration of a linearized edge. , and lower than a threshold ( lV~Pl) below Vdd.
If we load the inverter output of Fig. 1 with a capacitance C~,' then the dissipation of the circuit consists of two components:
dynamic dissipation: Pl = C~"V2" f and (1) short-circuit dissipation:
Clearly, the dynamic component PI does not depend on the inverter design (apart from contributions due to parasitic output capacitances, such as junction capacitances). The second component Pz, however, strongly depends on the inverter design.
Since there is a difference in the short-circuit dissipation of an inverter without load and that of an inverter with load, we start our discussions on the basis of an inverter with zero load capacitance. For simplicity we assume that the inverter is symmetrical (an asymmetrical inverter is not fundamentally different), which means that Bn=Bp=B and VTH=-VT,=VT.
During the period (tl -t2; 
it can be derived from 
From (2) and (9) the following expression can be derived for the short-circuit dissipation of a CMOS inverter without load:
p2=+"(vdd-2v~)3"; .
As l/T= f, (10) shows that this dissipation component is also proportional to the frequency of switching, Because
Vdd and VT are process-determined, the only design parameters that affect P2 are /.? and the input rise and fall times (~) of the inverter. For an inverter with capacitive load, the~'s of the transistors are determined by requirements on output rise and fall times. In this case the short-circuit dissipation depends only on the duration of the input signal edges. As will be shown further on, these edges should not be too long, especially in the case of driver circuits that have a large~value. In the derivation of (10), we started with an 2The definitions of rise and fall times used here are different from those in common use (see the list of parameters used). From these characteristics we can conclude that if the operation of the inverter is such that the output signal and input signal have equal rise and fall times, the short-circuit dissipation will be only a fraction ( <20 percent) of the total dissipation. However, if the inverter is more lightly loaded, causing output rise and fall times that are relatively short as compared to the input rise and fall times, then the short-circuit dissipation will increase to the same order of magnitude as the dynamic dissipation. Therefore, to minimize dissipation, an inverter used as part of a buffer should be designed in such a way that the input rise and fall times are less than or about equal to the output rise and fall times in order to guarantee a relatively small short-circuit dissipation. This result of designing a string of inverters in such a way that the input and output rise and fall times of each inverter are equal to obtain minimum dissipation can very well be applied to the design of static CMOS buffers.
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Although (10) It has been derived in the Appendix that a "minimum dissipation design" of the inverter string is completely determined by the following three equations:
is constant for a given technology.
DESIGN CONSIDERATIONS
In integrated circuits it is always necessary to drive large capacitances, like bus lines or "off-chip" circuitry. Moreover, this must often occur at high speed, which will take a relatively large part of the total power dissipation of the chip. Particularly in the case of bus lines, which control d large number of inputs of the different subcircuits on a chip, it is necessary to have short signal rise and fall times [(10)] to minimize dissipation. '
Suppose we want to drive such a bus interconnection line or "off-chip" circuitry with a signal coming from an internal node A. Let us assume that the logic gate, having node A as output, is capable of charging a capacitance CO in a time t to 95 percent of the supply voltage. From the foregoing results we know that if we use an inverter string as a buffer circuit between node A and the bus line, the rise and fall times on each node of the string should be equal to the required rise and fall times on the bus line (or bonding pad) to be driven.
The problem now is how to design an inverter string (Fig. 8) loaded with a capacitance CL, with~ns rise and fall times on each node, driven from an internal logic gate capable of charging and discharging the input capacitance CO in the same time. In [3] it was derived that a factor of e between the P's of the successive inverters (tapering factor) was needed to guarantee a' minimum propagation delay time for such an inverter string. However, it is well understood that in terms of dissipation and silicon area this will 1%.1 -=*. LP-ALP~=/3PD =315' '0 LP~-3pm "
The (N -i) inverters are now determined by the tapering factor B.
-=11.5.
A-l
With the given CO =100 fF and C~= 11 pF we find from (13) that the number of inverters needed for this example will be equal to N =1.83. (This, of course, has to be rounded off to N = 2.)
For this example, therefore, the inverter string should be designed as shown in Fig. 9 to guarantee a very small short-circuit dissipation and a minimum area consumption, The parasitic nodal capacitances are also depicted in Fig. 9 . By means of circuit simulations the mean power dissipation has been calculated at a clock frequency of~= l/T = 10 MHz. Table I shows the results of a comparison of two tapering factors: a factor of 11.5, which is derived in this paper (process-determined) from optimization of power dissipation and area, and a factor e, which is derived [3] from optimization of the propagation delay. In this example the most important improvement due to choosing a tapening factor equal to 11.5 instead of a factor e is a much smaller area ( < 1/4) and a reduced parasitic SUMMARY AND CONCLUSIONS In this paper a simple formula is derived for a quick calculation of the maximum short-circuit dissipation of static CMOS circuits. A detailed discussion of this shortcircuit dissipation is given based upon the behavior of the inverter when loaded with different capacitances. It was found that if each inverter of a string is designed in such a way that the input and output rise and fall times are equal, the short-circuit dissipation will be much less than the dynamic dissipation ( <20 percent). This result has been applied to a practical design of a CMOS driving circuit (buffer), which is commonly built up of a string of inverters. An expression has also been derived for a tapering factor between two successive inverters of such a string to minimize parasitic power dissipation. Finally, it is concluded that optimization in terms of power dissipation leads to a better overall performance (in terms of speed, power, and area) than is possible by minimization of the propagation delay. (18) and (25) 
